



# ASP-DAC 2014 Advance Program

2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)

Date: Jan 20-23, 2014

Place: Suntec, Singapore

## Highlights

### Opening and Keynote I

Tuesday, January 21, 2014, 08:30 – 10:00

**Ivo Bolsens** (Senior VP & CTO, Xilinx, U.S.A.) “*All Programmable SOC FPGA for Networking and Computing in Big Data Infrastructure*”

### Keynote II

Wednesday, January 22, 2014, 08:30 – 09:30

**Georges Gielen** (Katholieke Univ. Leuven, Belgium) “*Designing Analog Functions without Analog Transistors*”

### Keynote III

Thursday, January 23, 2014, 08:30 – 09:30

**Kaushik Roy** (Purdue Univ., U.S.A.) “*Beyond Charge-Based Computing*”

### Banquet Keynote

Wednesday, January 22, 2014, 18:30 – 21:00

**Ulf Schneider** (Managing Director, Lantq Asia Pacific Pte/President, SSIA, Singapore) “*The Art of Innovation - How Singapore Will Continue to Drive the Progress in Semiconductor Technologies*”

## Special Sessions

### 1A: (Presentation + Poster Discussion) University Design Contest

Tuesday, January 21, 2014, 10:40 – 12:20

### 1S: (Invited Talks) Normally-Off Computing: Towards Zero Stand-by Power Management

Tuesday, January 21, 2014, 10:40 – 12:20

### 2S: (Invited Talks) EDA for Energy

Tuesday, January 21, 2014, 13:50 – 15:30

### 3S: (Invited Talks) Neuron Inspired Computing using Nanotechnology

Tuesday, January 21, 2014, 15:50 – 17:30

### 4S: (Invited Talks) Design Automation Methods for Highly-Complex Multimedia Systems

Wednesday, January 22, 2014, 10:10 – 12:15

### 5S: (Invited Talks) Billion Chips of Trillion Transistors

Wednesday, January 22, 2014, 13:50 – 15:30

### 6S: (Invited Talks) Overcoming Major Silicon Bottlenecks: Variability, Reliability, Validation, and Debug

Wednesday, January 22, 2014, 15:50 – 17:30

### 7S: (Invited Talks) Brain Like Computing: Modelling, Technology, and Architecture

Thursday, January 23, 2014, 10:10 – 12:15

### 8S: (Invited Talks) Design Flow for Integrated Circuits using Magnetic Tunnel Junction Switched by Spin Orbit Torque

Thursday, January 23, 2014, 13:50 – 15:30

### 9S: (Invited Talks) The Role of Photons in Harming or Increasing Security

Thursday, January 23, 2014, 15:50 – 17:30

## Tutorials

ASP-DAC has changed the format for the tutorials. Instead of full-day, in-depth tutorials, participants can choose two 3-hour tutorials – one in the morning session and one in the afternoon. For each session, four options are available – two in the physical-design (PD) domain and two in the system-design (SD) domain.

### Tutorial-PD1: Energy-Efficient Datacenters

Monday, January 20, 2014, 09:00 – 12:00

Speaker:

Massoud Pedram (Univ. of Southern California, U.S.A.)

### Tutorial-PD2: Digital Microfluidic Biochips: Towards Hardware/Software Co-Design and Cyber-Physical System Integration

Monday, January 20, 2014, 14:00 – 17:00

Speakers:

Tsung-Yi Ho (National Cheng Kung Univ, Taiwan)

Krishnendu Chakrabarty (Duke Univ., U.S.A.)

### Tutorial-PD3: On Variability and Reliability; Dynamic Margining and Low Power

Monday, January 20, 2014, 09:00 – 12:00

Speakers:

Fadi Kurdahi (Univ. of California, Irvine, U.S.A.)

Greg Taylor (Intel Research Lab, U.S.A.)

Ahmed Eltawil (Univ. of California, Irvine, U.S.A.)

Amin Khajeh (Intel Research Lab, U.S.A.)

### Tutorial-PD4: Architecture Level Thermal Modeling, Prediction and Management for Multi-Core and 3D Microprocessors

Monday, January 20, 2014, 14:00 – 17:00

Speakers:

Sheldon Tan (Univ. of California, Riverside, U.S.A.)

Hai Wang (Univ. of Electronic Science and Technology, China)

### Tutorial-SD1: High-Level Specifications to Cope with Design Complexity

Monday, January 20, 2014, 14:00 – 17:00

Speakers:

Gunar Schirner (Northeastern Univ., U.S.A.)

Wolfgang Müller (Univ. of Paderborn, Germany)

Eugenio Villar (Univ. of Cantabria, Spain)

Rainer Dömer (Univ. of California, Irvine, U.S.A.)

### Tutorial-SD2: Many-core and Heterogeneous System-Level Verification Methodology

Monday, January 20, 2014, 09:00 – 12:00

Speakers:

Alex Goryachev (IBM Research - Haifa, Israel)

Ronny Morad (IBM Research - Haifa, Israel)

### Tutorial-SD3: The Formal Specification Level: Bridging the Gap between the Spec and its Implementation

Monday, January 20, 2014, 14:00 – 17:00

Speakers:

Robert Wille (Univ. of Bremen, Germany)

Rainer Findenig (Intel Mobile Communications, Austria)

Rolf Drechsler (DFKI GmbH, Germany)

### Tutorial-SD4: High-Level Synthesis for Low-Power Design

Monday, January 20, 2014, 09:00 – 12:00

Speakers:

Zhiru Zhang (Cornell Univ., U.S.A.)

Deming Chen (Univ. of Illinois, Urbana-Champaign, U.S.A.)

Monday, January 20, 2014

NEW!! ASP-DAC has changed the format for the tutorials. Instead of full-day, in-depth tutorials, participants can choose two 3-hour tutorials – one in the morning session and one in the afternoon. For each session, four options are available – two in the physical-design (PD) domain and two in the system-design (SD) domain.

| Registration (08:00 – )                                |  |   |   |  |
|--|--|---|---|--|
| 09:00<br><br><br>10:20*<br>–<br>10:40<br><br><br>12:00 | <b>Tutorial-PD1: Energy-Efficient Datacenters</b><br><br>Organizer:<br>Massoud Pedram (Univ. of Southern California, U.S.A)<br><br>Speaker:<br>Massoud Pedram (Univ. of Southern California, U.S.A.)   | <b>Tutorial-SD2: Many-core and Heterogeneous System-Level Verification Methodology</b><br><br>Organizer:<br>Ronny Morad (IBM Research, Haifa, Israel)<br><br>Speakers:<br>Alex Goryachev (IBM Research, Haifa, Israel)<br>Ronny Morad (IBM Research, Haifa, Israel)   | <b>Tutorial-PD3: On Variability and Reliability; Dynamic Margining and Low Power</b><br><br>Organizer:<br>Fadi Kurdahi (Univ. of California, Irvine, U.S.A.)<br><br>Speakers:<br>Fadi Kurdahi (Univ. of California, Irvine, U.S.A.)<br>Greg Taylor (Intel Research Lab, U.S.A)<br>Ahmed Eltawil (Univ. of California, Irvine, U.S.A.)<br>Amin Khajeh (Intel Research Lab, U.S.A.) | <b>Tutorial-SD4: High-Level Synthesis for Low-Power Design</b><br><br>Organizer:<br>Deming Chen (Univ. of Illinois, Urbana-Champaign, U.S.A.)<br><br>Speakers:<br>Zhiru Zhang (Cornell Univ., U.S.A.)<br>Deming Chen (Univ. of Illinois, Urbana-Champaign, U.S.A.)   |
| Lunch Break (12:00 – 14:00)                            |  |   |   |  |
| 14:00<br><br><br>15:20*<br>–<br>15:40<br><br><br>17:00 | <b>Tutorial-SD1: High-Level Specifications to Cope with Design Complexity</b><br><br>Organizer:<br>Gunar Schirner (Northeastern Univ., U.S.A.)<br><br>Speakers:<br>Gunar Schirner (Northeastern Univ., U.S.A.)<br>Wolfgang Müller (Univ. of Paderborn/C-LAB)<br>Eugenio Villar (Univ. of Cantabria, Spain)<br>Rainer Dömer (Univ. of California, Irvine, U.S.A.) | <b>Tutorial-PD2: Digital Microfluidic Biochips: Towards Hardware/Software Co-Design and Cyber-Physical System Integration</b><br><br>Organizer:<br>Tsung-Yi Ho (National Cheng Kung Univ, Taiwan)<br><br>Speakers:<br>Tsung-Yi Ho (National Cheng Kung Univ, Taiwan)<br>Krishnendu Chakrabarty (Duke Univ., U.S.A.) | <b>Tutorial-SD3: The Formal Specification Level: Bridging the Gap between the Spec and its Implementation</b><br><br>Organizer:<br>Robert Wille (Univ. of Bremen, Germany)<br><br>Speakers:<br>Robert Wille (Univ. of Bremen, Germany)<br>Rainer Findenig (Intel Mobile Communications, Austria)<br>Rolf Drechsler (DFKI GmbH, Germany)   | <b>Tutorial-PD4: Architecture Level Thermal Modeling, Prediction and Management for Multi-Core and 3D Microprocessors</b><br><br>Organizer:<br>Sheldon Tan (Univ. of California, Riverside, U.S.A.)<br><br>Speakers:<br>Sheldon Tan (Univ. of California, Riverside, U.S.A.)<br>Hai Wang (Univ. of Electronic Science and Technology, China) |
| Welcome Reception <sup>+</sup> (18:00 – 20:00 )        |  |   |   |  |

\* Tea refreshment will be provided

+ Please refer to the website for more information

|       |  |  |   |  |
|-------|--|--|---|--|
| 08:30 | <b>1K: Opening &amp; Keynote I</b><br>Chairs: Yong Lian, Yajun Ha (National Univ. of Singapore, Singapore)<br>Ivo Bolsens (Senior VP & CTO, Xilinx, U.S.A.) “ <i>All Programmable SOC FPGA for Networking and Computing in Big Data Infrastructure</i> ”   |  |   |  |
| 10:00 | Coffee Break (10:00 – 10:40)   |  |   |  |
| 10:40 | <b>1S: Special Session: Normally-Off Computing: Towards Zero Stand-by Power Management</b><br><br>Organizer: Hiroshi Nakamura (Univ. of Tokyo, Japan)<br><br><b>1S-1:</b> Hiroshi Nakamura, Takashi Nakada, Shinobu Miwa (Univ. of Tokyo, Japan) “ <i>Normally-Off Computing Project : Challenges and Opportunities</i> ”<br><br><b>1S-2:</b> Shinobu Fujita, Kumiko Nomura, Hiroki Noguchi, Susumu Takeda, Keiko Abe (Toshiba Corp., Japan) “ <i>Novel Nonvolatile Memory Hierarchies to Realize "Normally-Off Mobile Processors"</i> ”<br><br><b>1S-3:</b> Masanori Hayashikoshi, Yohei Sato, Hiroshi Ueki, Hiroyuki Kawai, Toru Shimizu (Renesas Electronics Corp., Japan) “ <i>Normally-Off MCU Architecture for Low-power Sensor Node</i> ”<br><br><b>1S-4:</b> Shintaro Izumi, Hiroshi Kawaguchi, Yoshimoto Masahiko (Kobe Univ., Japan), Yoshikazu Fujimori (Rohm, Japan) “ <i>Normally-Off Technologies for Healthcare Appliance</i> ” | <b>1A: (Presentation + Poster Discussion) University Design Contest</b><br><br>Chair: Chun Huat Heng (National Univ. of Singapore, Singapore)<br><br>(The authors and the titles of the presentations are listed in the next page) | <b>1B: Planning and Placement for Design Closure and Manufacturability</b><br><br>Chairs: Shigetoshi Nakatake (Univ. of Kitakyushu, Japan), Hung-Ming Chen (National Chiao Tung Univ., Taiwan)<br><br><b>1B-1:</b> Shuai Li, Cheng-Kok Koh (Purdue Univ., U.S.A.) “ <i>Analytical Placement of Mixed-Size Circuits for Better Detailed-Routability</i> ”<br><br><b>1B-2:</b> Seongbo Shim, Yoojong Lee, Youngsoo Shin (KAIST, Republic of Korea) “ <i>Lithographic Defect Aware Placement Using Compact Standard Cells Without Inter-Cell Margin</i> ”<br><br><b>1B-3:</b> Johann Knechtel (Dresden Univ. of Tech., Germany), Evangeline F. Y. Young (Chinese Univ. of Hong Kong, Hong Kong), Jens Lienig (Dresden Univ. of Tech., Germany) “ <i>Structural Planning of 3D-IC Interconnects by Block Alignment</i> ”<br><br><b>1B-4:</b> Rani Ghaida (Global Foundries, U.S.A.), Yasmine Badr, Mukul Gupta (Univ. of California, Los Angeles, U.S.A.), Ning Jin (Global Foundries, U.S.A.), Puneet Gupta (Univ. of California, Los Angeles, U.S.A.) “ <i>Comprehensive Die-Level Assessment of Design Rules and Layouts</i> ” | <b>1C: Circuit, Architecture, and System for Emerging Technologies</b><br><br>Chairs: Hai (Helen) Li (Univ. of Pittsburgh, U.S.A.), Danghui Wang (Northwestern Polytechnical Univ., China)<br><br><b>1C-1:</b> Mengjie Mao (Univ. of Pittsburgh, U.S.A.), Guangyu Sun (Peking Univ., China), Yong Li, Alex K. Jones, Yiran Chen (Univ. of Pittsburgh, U.S.A.) “ <i>Prefetching Techniques for STT-RAM Based Last-Level Cache in CMP Systems</i> ”<br><br><b>1C-2:</b> Sven Tenzing Choden Konigsmark, Leslie Hwang, Deming Chen, Martin D. F. Wong (Univ. of Illinois, Urbana-Champaign, U.S.A.) “ <i>CNPUF: A Carbon Nanotube-based Physically Unclonable Function for Secure Low-Energy Hardware Design</i> ”<br><br><b>1C-3:</b> Hossam Sarhan, Sebastien Thuries, Olivier Billoint, Fabien Clermidy (CEA-LETI, France) “ <i>3DCoB: A New Design Approach for Monolithic 3D Integrated Circuits</i> ”<br><br><b>1C-4:</b> Yuko Hara-Azumi (Nara Inst. of Science and Tech./IST, PRESTO, Japan), Masaya Kunimoto, Yasuhiko Nakashima (NAIST, Japan) “ <i>Emulator-Oriented Tiny Processors for Unreliable Post-Silicon Devices: A Case Study</i> ” |
| 12:20 | Lunch Break/University Design Contest Discussion (12:20 – 13:50)   |  |   |  |

Tuesday, January 21, 2014

|       |   |
|-------|---|
| 10:40 | <p><b>1A: (Presentation + Poster Discussion) University Design Contest</b></p> <p>Chair: Chun Huat Heng (National Univ. of Singapore, Singapore)</p> <p><b>1A-1:</b> Wei Deng, Ahmed Musa, Teerachot Siriburanon, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa (Tokyo Inst. of Tech., Japan) “<i>A Dual-Loop Injection-Locked PLL with All-Digital Background Calibration System for On-Chip Clock Generation</i>”</p> <p><b>1A-2:</b> Sho Ikeda, Tatsuya Kamimura, Sangyeop Lee, Hiroyuki Ito, Noboru Ishihara, Kazuya Masu (Tokyo Inst. of Tech., Japan) “<i>A 950<math>\mu</math>W 5.5-GHz Low Voltage PLL with Digitally-Calibrated ILFD and Linearized Varactor</i>”</p> <p><b>1A-3:</b> Teerachot Siriburanon, Wei Deng, Kenichi Okada, Akira Matsuzawa (Tokyo Inst. of Tech., Japan) “<i>A Swing-Enhanced Current-Reuse Class-C VCO with Dynamic Bias Control Circuits</i>”</p> <p><b>1A-4:</b> Xiaojun Bi (National Univ. of Singapore/Institute of Microelectronics, Agency for Science, Technology and Research, Singapore), Yongxin Guo (National Univ. of Singapore, Singapore), M. Annamalai Arasu (Institute of Microelectronics, Agency for Science, Technology and Research, Singapore), M. S. Zhang (National Univ. of Singapore, Singapore), Yong Zhong Xiong, Minkyu Je (Institute of Microelectronics, Agency for Science, Technology and Research, Singapore), “<i>Design of A High-Performance Millimeter-Wave Amplifier Using Specific Modeling</i>”</p> <p><b>1A-5:</b> Zheng Song, Nan Qi, Baoyong Chi, Zhihua Wang (Tsinghua Univ., China) “<i>A Multi-Mode Reconfigurable Analog Baseband with I/Q Calibration for GNSS Receivers</i>”</p> <p><b>1A-6:</b> Kentaro Yoshioka, Akira Shikata, Ryota Sekimoto, Tadahiro Kuroda, Hiroki Ishikuro (Keio Univ., Japan) “<i>An 8b Extremely Area Efficient Threshold Configuring SAR ADC with Source Voltage Shifting Technique</i>”</p> <p><b>1A-7:</b> Jungmoon Kim, Chulwoo Kim (Korea Univ., Republic of Korea) “<i>A Single-Inductor 8-Channel Output DC-DC Boost Converter with Time-Limited Power Distribution Control and Single Shared Hysteresis Comparator</i>”</p> <p><b>1A-8:</b> Jungmoon Kim, Minseob Kim, Junwon Jung, Heejun Kim, Chulwoo Kim (Korea Univ., Republic of Korea) “<i>A DC-DC Boost Converter with Variation Tolerant MPPT Technique and Efficient ZCS Circuit for Thermoelectric Energy Harvesting Applications</i>”</p> <p><b>1A-9:</b> Hoyoung Yoo, Youngjoo Lee, In-Cheol Park (KAIST, Republic of Korea) “<i>7.3 Gb/s Universal BCH Encoder and Decoder for SSD Controllers</i>”</p> <p><b>1A-10:</b> Won-Tae Kim, Hui-Sung Jeong, Gwang-Ho Lee, Tae-Hwan Kim (Korea Aerospace Univ., Republic of Korea) “<i>A High-Speed and Low-Complexity Lens Distortion Correction Processor for Wide-Angle Cameras</i>”</p> |
| 12:20 | Lunch Break/University Design Contest Discussion (12:20 – 13:50)  |

Tuesday, January 21, 2014

|       |  |  |   |   |
|-------|--|--|---|---|
| 13:50 | <p><b>2S: Special Session: EDA for Energy</b></p> <p>Organizers: Fadi Kurdahi (Univ. of California, Irvine, U.S.A.), Sani Nassif (IBM, U.S.A.), Mohammad Al Faruque (Univ. of California, Irvine, U.S.A.)</p> <p><b>2S-1:</b> Sani Nassif, Gi-Joon Nam, Jerry Hayes (IBM, U.S.A.), Sani Fakhouri (EPE / UCI, U.S.A.) “<i>Applying VLSI EDA to Energy Distribution System Design</i>”</p> <p><b>2S-2:</b> Mohammad Abdullah Al Faruque, Fereidoun Ahourai (Univ. of California, Irvine, U.S.A.) “<i>A Model-Based Design of Cyber-Physical Energy Systems</i>”</p> <p><b>2S-3:</b> Hao Chen, Michael Caramanis, Ayse K. Coskun, (Boston Univ., U.S.A.) “<i>The Data Center as a Grid Load Stabilizer</i>”</p> | <p><b>2A: Distributed and Mixed-Criticality Real-Time Systems</b></p> <p>Chairs: Nan Guan (Northeastern Univ., China), Philip Brisk (Univ. of California, Riverside, U.S.A.)</p> <p><b>2A-1:</b> Hany Kashif, Hiren D. Patel (Univ. of Waterloo, Canada) “<i>Bounding Buffer Space Requirements for Real-Time Priority-Aware Networks</i>”</p> <p><b>2A-2:</b> Licong Zhang, Dip Goswami, Reinhard Schneider, Samarjit Chakraborty (TU Munich, Germany) “<i>Task- and Network-Level Schedule Co-Synthesis of Ethernet-Based Time-Triggered Systems</i>”</p> <p><b>2A-3:</b> Pengcheng Huang, Georgia Giannopoulou, Nikolay Stoimenov, Lothar Thiele (ETH Zurich, Switzerland) “<i>Service Adaptions for Mixed-Criticality Systems</i>”</p> <p><b>2A-4:</b> Xiaotong Cui, Jun Zhang, Kaijie Wu, Edwin Sha (Chongqing Univ., China) “<i>Efficient Feasibility Analysis of DAG Scheduling with Real-Time Constraints in the Presence of Faults</i>”</p> | <p><b>2B: Advanced Patterning for Advanced Layout</b></p> <p>Chairs: Martin Wong (Univ. of Illinois, Urbana-Champaign, U.S.A.), Shigeki Nojima (Toshiba, Japan)</p> <p><b>2B-1:</b> Chris Chu (Iowa State Univ., U.S.A.), Wai-Kei Mak (National Tsing Hua Univ., Taiwan) “<i>Flexible Packed Stencil Design with Multiple Shaping Apertures for E-Beam Lithography</i>”</p> <p><b>2B-2:</b> Jhih-Rong Gao, Bei Yu, David Z. Pan (Univ. of Texas, Austin, U.S.A.) “<i>Self-Aligned Double Patterning Layout Decomposition with Complementary E-Beam Lithography</i>”</p> <p><b>2B-3:</b> Sambuddha Bhattacharya, Subramanian Rajagopalan, Shabbir H Batterywala (Synopsys India Pvt., India) “<i>Fixing Double Patterning Violations with Look-Ahead</i>”</p> <p><b>2B-4:</b> Abde Ali Kagalwalla (Univ. of California, Los Angeles, U.S.A.), Michael Lam, Kostas Adam (Mentor Graphics, U.S.A.), Puneet Gupta (Univ. of California, Los Angeles, U.S.A.) “<i>EUV-CDA: Pattern Shift Aware Critical Density Analysis for EUV Mask Layouts</i>”</p> | <p><b>2C: Timing-Driven Design, Modeling, and Optimization</b></p> <p>Chairs: Mango Chia-Tso Chao (National Chiao Tung Univ., Taiwan), Tai-Chen Chen (National Central Univ., Taiwan)</p> <p><b>2C-1:</b> Xiaoming Chen, Yu Wang (Tsinghua Univ., China), Yu Cao (Arizona State Univ., U.S.A.), Huazhong Yang (Tsinghua Univ., China) “<i>Statistical Analysis of Random Telegraph Noise in Digital Circuits</i>”</p> <p><b>2C-2:</b> Tiansong Cui, Yanzhi Wang, Xue Lin, Shahin Nazarian, Massoud Pedram (Univ. of Southern California, U.S.A.) “<i>Semi-Analytical Current Source Modeling of FinFET Devices Operating in Near/Sub-Threshold Regime with Independent Gate Control and Considering Process Variation</i>”</p> <p><b>2C-3:</b> Yukihide Kohira (Univ. of Aizu, Japan), Atsushi Takahashi (Tokyo Inst. of Tech., Japan) “<i>2-SAT Based Linear Time Optimum Two-Domain Clock Skew Scheduling</i>”</p> <p><b>2C-4:</b> Insup Shin (KAIST, Republic of Korea), Jae-Joon Kim (POSTECH, Republic of Korea), Youngsoo Shin (KAIST, Republic of Korea) “<i>Power Minimization of Pipeline Architecture through 1-Cycle Error Correction and Voltage Scaling</i>”</p> |
| 15:30 | Coffee Break (15:30 – 15:50)   |  |   |   |

|   |  |  |   |
|---|--|--|---|
| <p>15:50</p> <p><b>3S: Special Session: Neuron Inspired Computing using Nanotechnology (Tentative)</b></p> <p>Organizers: Kevin Cao (Arizona State Univ., U.S.A.), Sarma Vrudhula (Arizona State Univ., U.S.A.)</p> <p><b>3S-1:</b> Takashi Morie, Haichao Liang, Yilai Sun, Takashi Tohara (Kyushu Inst. of Tech., Japan), Makoto Igarashi, Seiji Samukawa (Tohoku Univ., Japan) “<i>A Silicon Nanodisk Array Structure Realizing Synaptic Response of Spiking Neuron Models with Noise</i>”</p> <p><b>3S-2:</b> Hao Yu, Yuhao Wang, Shuai Chen, Wei Fei (Nanyang Technological Univ., Singapore), Chuliang Weng, Junfeng Zhao, Zhulin Wei (Huawei Shannon Laboratory, China) “<i>Energy Efficient In-memory Machine Learning for Data Intensive Image-processing by Non-volatile Domain-Wall Memory</i>”</p> <p><b>3S-3:</b> Louis Scheffer (Howard Hughes Medical Institute, U.S.A.) “<i>Lessons from the Neurons Themselves</i>”</p> <p>17:30</p> | <p><b>3A: Synthesis and Exploration Techniques for Computing Platforms</b></p> <p>Chairs: Sri Parameswaran (Univ. of New South Wales, Australia), Kyle Rupnow (Nanyang Technological Univ.)</p> <p><b>3A-1:</b> Zidong Du (State Key Laboratory of Computer Architecture, Institute of Computing Technology, China Academy of Sciences, China), Avinash Lingamneni (Rice Univ., U.S.A.), Yunji Chen (State Key Laboratory of Computer Architecture, Institute of Computing Technology, China Academy of Sciences, China), Krishna Palem (Rice Univ., U.S.A.), Olivier Temam (INRIA, France), Chengyong Wu (State Key Laboratory of Computer Architecture, Institute of Computing Technology, China Academy of Sciences, China) “<i>Leveraging the Error Resilience of Machine-Learning Applications for Designing Highly Energy Efficient Accelerators</i>”</p> <p><b>3A-2:</b> Fabian Oboril, Mehdi Tahoori (KIT, Germany) “<i>ARISE: Aging-Aware Instruction Set Encoding for Lifetime Improvement</i>”</p> <p><b>3A-3:</b> Giovanni Mariani (Univ. della Svizzera Italiana - ALaRI, Switzerland), Gianluca Palermo (Politecnico di Milano - DEIB, Italy), Roel Meeuws, Vlad-Mihai Sima (Delft Technical Univ., Netherlands), Cristina Silvano (Politecnico di Milano - DEIB, Italy), Koen Bertels (Delft Technical Univ., Netherlands) “<i>DRuiD: Designing Reconfigurable Architectures with Decision-Making Support</i>”</p> <p><b>3A-4:</b> Hui Huang (Univ. of California, Los Angeles, U.S.A.), Taemin Kim, Yatin Hoskote (Intel Labs, U.S.A.) “<i>Edit Distance Based Instruction Merging Technique to Improve Flexibility of Custom Instructions Toward Flexible Accelerator Design</i>”</p> | <p><b>3B: Advances in Microfluidic Biochips</b></p> <p>Chairs: Tsung-Yi Ho (National Cheng Kung Univ., Taiwan), Juinn-Dar Huang (National Chiao Tung Univ., Taiwan)</p> <p><b>3B-1:</b> Trung Anh Dinh, Shigeru Yamashita (Ritsumeikan Univ., Japan), Tsung-Yi Ho (National Cheng Kung Univ., Taiwan) “<i>A Network-Flow-Based Optimal Sample Preparation Algorithm for Digital Microfluidic Biochips</i>”</p> <p><b>3B-2:</b> Johnathan Fiske, Daniel Grissom, Philip Brisk (Univ. of California, Riverside, U.S.A.) “<i>Exploring Speed and Energy Tradeoffs in Droplet Transport for Digital Microfluidic Biochips</i>”</p> <p><b>3B-3:</b> Ho Chuen Jackson Yeung, Evangeline F.Y. Young (Chinese Univ. of Hong Kong, Hong Kong) “<i>General Purpose Cross-Referencing Microfluidic Biochip with Reduced Pin-Count</i>”</p> <p><b>3B-4:</b> Kai Hu (Duke Univ., U.S.A.), Tsung-Yi Ho (National Cheng Kung Univ., Taiwan), Krishnendu Chakrabarty (Duke Univ., U.S.A.) “<i>Wash Optimization for Cross-Contamination Removal in Flow-Based Microfluidic Biochips</i>”</p> | <p><b>3C: Advanced Modeling and Simulation Techniques for Analog/Mixed-Signal Circuits</b></p> <p>Chairs: Hao Yu (Nanyang Technological Univ.), Shi Guoyong (Shanghai Jiao Tong Univ., China)</p> <p><b>3C-1:</b> Aadithya V. Karthik, Sayak Ray, Pierluigi Nuzzo, Alan Mishchenko, Robert Brayton, Jaijeet Roychowdhury (Univ. of California, Berkeley, U.S.A.) “<i>ABCD-NL: Approximating Continuous Non-Linear Dynamical Systems Using Purely Boolean Models for Analog/Mixed-Signal Verification</i>”</p> <p><b>3C-2:</b> Jun Tao, Ying-Chih Wang, Minhee Jun, Xin Li, Rohit Negi, Tamal Mukherjee, Larry Pileggi (Carnegie Mellon Univ., U.S.A.) “<i>Toward Efficient Programming of Reconfigurable Radio Frequency (RF) Receivers</i>”</p> <p><b>3C-3:</b> Quan Chen, Wenhui Zhao, Ngai Wong (Univ. of Hong Kong, Hong Kong) “<i>Efficient Matrix Exponential Method Based on Extended Krylov Subspace for Transient Simulation of Large-Scale Linear Circuits</i>”</p> |
|---|--|--|---|

08:30 **2K: Keynote II**

Chair: Nagisa Ishiura (Kwansei Gakuin Univ., Japan)

09:30 Georges Gielen (Katholieke Univ. Leuven, Belgium) “*Designing Analog Functions without Analog Transistors*”

Coffee Break (09:30 – 10:10)

|       |   |  |
|-------|---|--|
| 10:10 | <p><b>4S: Special Session: Design Automation Methods for Highly-Complex Multimedia Systems</b></p> <p>Organizer: Sri Parameswaran (Univ. of New South Wales, Australia)</p> <p><b>4S-1:</b> Jude Angelo Ambrose, Jorgen Peddersen (Univ. of New South Wales, Australia), Alvin Labios, Yusuke Yachide (Canon Information Systems Research Australia (CiSRA), Australia), Sri Parameswaran (Univ. of New South Wales, Australia) “<i>SDG2KPN: System Dependency Graph to Function-level KPN generation of Legacy Code for MPSoCs</i>”</p> <p><b>4S-2:</b> Muhammad Shafique, Jörg Henkel (Karlsruhe Inst. of Tech., Germany) “<i>Low Power Design of the Next-Generation High Efficiency Video Coding</i>”</p> <p><b>4S-3:</b> Kazutoshi Wakabayashi, Takeshi Takenaka, Hiroaki Inoue (NEC, Japan) “<i>Mapping Complex Algorithm into FPGA with High Level Synthesis</i>”</p> <p><b>4S-4:</b> Jihyun Ryoo, Kyuseung Han, Kiyoung Choi (Seoul National Univ., Republic of Korea) “<i>Leveraging Parallelism in the Presence of Control Flow on CGRAs</i>”</p> | <p><b>4A: System-Level Thermal and Power Optimization Techniques</b></p> <p>Chairs: Yun (Eric) Liang (Peking Univ., China), Wengfai Wong (National Univ. of Singapore)</p> <p><b>4A-1:</b> Bagher Salami (Ferdowsi Univ. of Mashhad, Iran), Mohammadreza Baharani (Univ. of Tehran, Iran), Hamid Noori (Ferdowsi Univ. of Mashhad, Iran), Farhad Mehdipour (Kyushu Univ., Japan) “<i>Physical-Aware Task Migration Algorithm for Dynamic Thermal Management of SMT Multi-Core Processors</i>”</p> <p><b>4A-2:</b> Xiaohang Wang, Zhiming Li (Guangzhou Institute of Advanced Technology, CAS, China), Mei Yang, Yingtao Jiang (Univ. of Nevada, Las Vegas, U.S.A.), Masoud Daneshlab (Univ. of Turku, Finland), Terrence Mak (Chinese Univ. of Hong Kong, China) “<i>Agile Frequency Scaling for Adaptive Power Allocation in Many-Core Systems Powered by Renewable Energy Sources</i>”</p> <p><b>4A-3:</b> Ioannis Stamelakos, Sotirios Xydis, Gianluca Palermo, Cristina Silvano (Politecnico di Milano, Italy) “<i>Variation Aware Voltage Island Formation for Power Efficient Near-Threshold Manycore Architectures</i>”</p> <p><b>4A-4:</b> Hiroyuki Usui, Jun Tanabe, Toru Sano, Hui Xu, Takashi Miyamori (Toshiba, Japan) “<i>An Evaluation of an Energy Efficient Many-Core SoC with Parallelized Face Detection</i>”</p> <p><b>4A-5:</b> Wei Jiang (Univ. of Electronic Science &amp; Tech. of China, China), Ke Jiang (Linköping Univ., Sweden), Xia Zhang (Univ. of Electronic Science &amp; Tech. of China, China), Yue Ma (Univ. of Notre Dame, U.S.A.) “<i>Energy Aware Real-Time Scheduling Policy with Guaranteed Security Protection</i>”</p> |
|-------|---|--|

12:15

|   |   |
|---|---|
| <p><b>4B: Emerging Techniques for Future NoC</b></p> <p>Chairs: Paul Bogdan (Univ. of Southern California, U.S.A.), Jiang Xu (HKUST)</p> <p><b>4B-1:</b> Zhiliang Qian (Hong Kong Univ. of Science and Tech., Hong Kong), Da-cheng Juan (Carnegie Mellon Univ., U.S.A.), Bogdan Paul (Univ. of Southern California, U.S.A.), Chi-Ying Tsui (Hong Kong Univ. of Science and Tech., Hong Kong), Diana Marculescu, Radu Marculescu (Carnegie Mellon Univ., U.S.A.) “<i>A Comprehensive and Accurate Latency Model for Network-on-Chip Performance Analysis</i>”</p> <p><b>4B-2:</b> Georgios Faldamis (Cavium, U.S.A.), Weiwei Jiang (Columbia Univ., U.S.A.), Gennette Gill (D.E. Shaw Research, U.S.A.), Steven M. Nowick (Columbia Univ., U.S.A.) “<i>A Low-Latency Asynchronous Interconnection Network with Early Arbitration Resolution</i>”</p> <p><b>4B-3:</b> Alberto Ghiribaldi, Herve Tatenguem Fankem (Univ. of Ferrara, Italy), Federico Angiolini (iNoCs, Switzerland), Mikkel Stensgaard, Tobias Bjerregaard (Teklatech, Denmark), Davide Bertozzi (Univ. of Ferrara, Italy) “<i>A Vertically Integrated and Interoperable Multi-Vendor Synthesis Flow for Predictable NoC Design in Nanoscale Technologies</i>”</p> <p><b>4B-4:</b> Yuan Yao, Zhonghai Lu (Royal Inst. of Tech., Sweden) “<i>Fuzzy Flow Regulation for Network-on-Chip Based Chip Multiprocessors Systems</i>”</p> <p><b>4B-5:</b> Mohammad Fattah, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen (Univ. of Turku, Finland) “<i>Adjustable Contiguity of Run-Time Task Allocation in Networked Many-Core Systems</i>”</p> | <p><b>4C: Emerging Applications</b></p> <p>Chairs: Yu Wang (Tsinghua Univ., China), Dajiang Zhou (Waseda Univ., Japan)</p> <p><b>4C-1:</b> Xiaoxiao Liu, Yong Li, Yaojun Zhang, Alex K. Jones, Yiran Chen (Univ. of Pittsburgh, U.S.A.) “<i>STD-TLB: A STT-RAM-Based Dynamically-Configurable Translation Lookaside Buffer for GPU Architectures</i>”</p> <p><b>4C-2:</b> Boxun Li, Yuzhi Wang, Yu Wang (Tsinghua Univ., China), Yiran Chen (Univ. of Pittsburgh, U.S.A.), Huazhong Yang (Tsinghua Univ., China) “<i>Training Itself: Mixed-Signal Training Acceleration for Memristor-Based Neural Network</i>”</p> <p><b>4C-3:</b> Jia Zhu, Zhenyu Liu, Dongsheng Wang (Tsinghua Univ., China), Qingrui Han, Yang Song (Huawei Technologies, China) “<i>HDTV1080p HEVC Intra Encoder with Source Texture Based CU/PU Mode Pre-decision</i>”</p> <p><b>4C-4:</b> Yi Liang, Deming Chen (Univ. of Illinois, Urbana-Champaign, U.S.A.) “<i>Fast Large-Scale Optimal Power Flow Analysis for Smart Grid through Network Reduction</i>”</p> <p><b>4C-5:</b> Cong Wang (Tsinghua Univ., China), Naehyuck Chang, Younhyun Kim, Sangyoung Park (Seoul National Univ., Republic of Korea), Yongpan Liu (Tsinghua Univ., China), Hyung Gyu Lee (Daegu Univ., Republic of Korea), Rong Luo, Huazhong Yang (Tsinghua Univ., China) “<i>Storage-Less and Converter-Less Maximum Power Point Tracking of Photovoltaic Cells for a Nonvolatile Microprocessor</i>”</p> |
|---|---|

Lunch Break (12:15 – 13:50)

|              |   |  |  |  |
|--------------|---|--|--|--|
| <p>13:50</p> | <p><b>5S: Special Session: Billion Chips of Trillion Transistors</b></p> <p>Organizer: Chen-Yong Cher (IBM, U.S.A.)</p> <p><b>5S-1:</b> Chen-Yong Cher, K. Paul Muller, Ruud A. Haring, David L. Satterfield, Thomas E. Musta, Thomas M. Gooding, Kristan D. Davis, Marc B. Dombrowa, Gerard V. Kopcsay, Robert M. Senger, Yutaka Sugawara, Krishnan Sugavanam (IBM, U.S.A.) “<i>Soft Error Resiliency Characterization on IBM BlueGene/Q Processor</i>”</p> <p><b>5S-2:</b> Tanay Karnik, James Tschanz, Nitin Borkar, Jason Howard, Sriram Vangal, Vivek de, Shekhar Borkar (Intel, U.S.A.) “<i>Resiliency for Manycore System on a Chip</i>”</p> <p><b>5S-3:</b> Shahrzad Mirkhani (Univ. of Texas, U.S.A.), Hyungmin Cho, Subhasish Mitra (Stanford Univ., U.S.A.), Jacob Abraham (Univ. of Texas, U.S.A.) “<i>Rethinking Error Injection for Effective Resilience</i>”</p> | <p><b>5A: Simulation and Modeling</b></p> <p>Chairs: Atushi Ike (Fujitsu, Japan), Yuichi Nakamura (NEC, Japan)</p> <p><b>5A-1:</b> Jun Ma, Guihai Yan, Yinhe Han, Xiaowei Li (Chinese Academy of Sciences, China) “<i>Amphisbaena: Modeling Two Orthogonal Ways to Hunt on Heterogeneous Many-Cores</i>”</p> <p><b>5A-2:</b> Tomoyuki Nakabayashi, Tomoyuki Sugiyama, Takahiro Sasaki (Mie Univ., Japan), Eric Rotenberg (North Carolina State Univ., U.S.A.), Toshio Kondo (Mie Univ., Japan) “<i>Co-Simulation Framework for Streamlining Microprocessor Development on Standard ASIC Design Flow</i>”</p> <p><b>5A-3:</b> Rongjie Yan (State Key Laboratory of Computer Science, Institute of Software, China), De Ma (Hangzhou Dianzi Univ., China), Kai Huang, Xiaoxu Zhang, Siwen Xiu (Zhejiang Univ., China) “<i>Annotation and Analysis Combined Cache Modeling for Native Simulation</i>”</p> <p><b>5A-4:</b> Josef Schneider, Jorgen Peddersen, Sri Parameswaran (Univ. of New South Wales, Australia) “<i>A Scorchingly Fast FPGA-Based Precise L1 LRU Cache Simulator</i>”</p> | <p><b>5B: Reliability Analysis and Enhancement</b></p> <p>Chair: Shigeki Nojima (Toshiba, Japan)</p> <p><b>5B-1:</b> Hsi-An Chien, Ting-Chi Wang (National Tsing Hua Univ., Taiwan) “<i>Redundant-Via-Aware ECO Routing</i>”</p> <p><b>5B-2:</b> Wei Wu, Fang Gong (Univ. of California, Los Angeles, U.S.A.), Gengsheng Chen (Fudan Univ., China), Lei He (Univ. of California, Los Angeles, U.S.A.) “<i>A Fast and Provably Bounded Failure Analysis of Memory Circuits in High Dimensions</i>”</p> <p><b>5B-3:</b> Deepashree Sengupta, Sachin Sapatnekar (Univ. of Minnesota, U.S.A.) “<i>Predicting Circuit Aging Using Ring Oscillators</i>”</p> <p><b>5B-4:</b> Ivan Ukhov, Mattias Villani, Petru Eles, Zebo Peng (Linköping Univ., Sweden) “<i>Statistical Analysis of Process Variation Based on Indirect Measurements for Electronic System Design</i>”</p> | <p><b>5C: Variational Design Techniques for Analog/Mixed-Signal Circuits</b></p> <p>Chairs: C.Y. Tsui (Hong Kong Univ. of Science and Tech.), Hideki Asai (Shizuoka Univ., Japan)</p> <p><b>5C-1:</b> Jiandong Cheng, Guoyong Shi (Shanghai Jiao Tong Univ., China) “<i>Symbolic Computation of SNR for Variational Analysis of Sigma-Delta Modulator</i>”</p> <p><b>5C-2:</b> Yan Zhang, Sriram Sankaranarayanan, Fabio Somenzi (Univ. of Colorado, Boulder, U.S.A.) “<i>Sparse Statistical Model Inference for Analog Circuits under Process Variations</i>”</p> <p><b>5C-3:</b> Tan Yu, Sheldon Tan (Univ. of California, Riverside, U.S.A.), Yici Cai (Tsinghua Univ., China), Puying Tang (Univ. of Electronic Science and Tech. of China, China) “<i>Time-Domain Performance Bound Analysis for Analog and Interconnect Circuits Considering Process Variations</i>”</p> <p><b>5C-4:</b> Yang Song, Sai Manoj P. D., Hao Yu (Nanyang Technological Univ., Singapore) “<i>A Robustness Optimization of SRAM Dynamic Stability by Sensitivity-Based Reachability Analysis</i>”</p> |
| <p>15:30</p> | <p>Coffee Break (15:30 – 15:50)</p>   |  |  |  |



|   |   |  |  |   |
|---|---|--|--|---|
| <div>15:50</div> <div>17:30</div>   | <p><b>6S: Special Session: Overcoming Major Silicon Bottlenecks: Variability, Reliability, Validation, and Debug (Tentative)</b></p> <p>Organizer: Subhasish Mitra (Stanford Univ., U.S.A.)</p> <p><b>6S-1:</b> Liangzhen Lai, Puneet Gupta (UCLA, U.S.A.) <i>“Accurate and Inexpensive Performance Monitoring for Variability-Aware Systems”</i></p> <p><b>6S-2:</b> Vikas Chandra (ARM, U.S.A.) <i>“Quantifying Workload Dependent Reliability in Embedded Processors”</i></p> <p><b>6S-3:</b> David Lin, Subhasish Mitra (Stanford Univ., U.S.A.) <i>“QED Post-Silicon Validation and Debug: Frequently Asked Questions”</i></p> | <p><b>6A: Synthesis of Quantum Circuits and Adaptive Logic</b></p> <p>Chairs: Yusuke Matsunaga (Kyushu Univ., Japan), Deming Chen (Univ. of Illinois, Urbana-Champaign, U.S.A.)</p> <p><b>6A-1:</b> Philipp Niemann, Robert Wille, Rolf Drechsler (Univ. of Bremen, Germany) <i>“Efficient Synthesis of Quantum Circuits Implementing Clifford Group Operations”</i></p> <p><b>6A-2:</b> Robert Wille, Aaron Lye, Rolf Drechsler (Univ. of Bremen, Germany) <i>“Optimal SWAP Gate Insertion for Nearest Neighbor Quantum Circuits”</i></p> <p><b>6A-3:</b> Alireza Shafaei, Mehdi Saeedi, Massoud Pedram (Univ. of Southern California, U.S.A.) <i>“Qubit Placement to Minimize Communication Overhead in 2D Quantum Architectures”</i></p> <p><b>6A-4:</b> Sheng-Kai Wu, Po-Yi Hsu, Wai-Kei Mak (National Tsing Hua Univ., Taiwan) <i>“A Novel Wirelength-Driven Packing algorithm for FPGAs with Adaptive Logic Modules”</i></p> | <p><b>6B: Contemporary Routing</b></p> <p>Chairs: Mark Lin (National Chung Cheng Univ., Taiwan), Toshiyuki Shibuya (Fujitsu Labs., Japan)</p> <p><b>6B-1:</b> Po-Hsun Wu, Shang-Ya Bai, Tsung-Yi Ho (National Cheng Kung Univ., Taiwan) <i>“A Topology-Based ECO Routing Methodology for Mask Cost Minimization”</i></p> <p><b>6B-2:</b> Yilin Zhang (Univ. of Texas, Austin, U.S.A.), Salim Chowdhury (Oracle, U.S.A.), David Z. Pan (Univ. of Texas, Austin, U.S.A.) <i>“BOB-Router: A New Buffering-Aware Global Router with Over-the-Block Routing Resources Optimization”</i></p> <p><b>6B-3:</b> Meng-Ling Chen, Tu-Hsiung Tsai, Hung-Ming Chen (National Chiao Tung Univ., Taiwan), Shi-Hao Chen (Global Unichip, Taiwan) <i>“Routability-Driven Bump Assignment for Chip-Package Co-Design”</i></p> <p><b>6B-4:</b> Zhongdong Qi, Yici Cai, Qiang Zhou (Tsinghua Univ., China), Zhuoyuan Li, Mike Chen (Nimbus Automation Technologies, China) <i>“VFGR: A Very Fast Parallel Global Router with Accurate Congestion Modeling”</i></p> | <p><b>6C: Power Supply Noise Aware Design Optimization</b></p> <p>Chairs: Wenjian Yu (Tsinghua Univ., China), Shi Guoyong (Shanghai Jiao Tong Univ., China)</p> <p><b>6C-1:</b> Ting Yu, Martin D.F. Wong (Univ. of Illinois, Urbana-Champaign, U.S.A.) <i>“Efficient Simulation-Based Optimization of Power Grid with On-Chip Voltage Regulator”</i></p> <p><b>6C-2:</b> Ke Wang (Univ. of Virginia, U.S.A.), Brett Meyer (McGill Univ., Canada), Runjie Zhang, Kevin Skadron, Mircea Stan (Univ. of Virginia, U.S.A.) <i>“Walking Pads: Fast Power-Supply Pad-Placement Optimization”</i></p> <p><b>6C-3:</b> Yuanqing Cheng (LIRMM, France), Aida Todri-Sanial (CNRS-LIRMM, France), Alberto Bosio (Univ. of Montpellier - LIRMM, France), Luigi Dilillo, Patrick Girard (CNRS-LIRMM, France), Arnaud Virazel (Univ. of Montpellier - LIRMM, France) <i>“Power Supply Noise-Aware Workload Assignments for Homogenous 3D MPSoCs with Thermal Consideration”</i></p> <p><b>6C-4:</b> Xing Hu (Univ. of Chinese Academy of Sciences, China), Yi Xu (Advanced Micro Devices, China), Yu Hu (Univ. of Chinese Academy of Sciences, China), Yuan Xie (Advanced Micro Devices, China) <i>“SwimmingLane: A Composite Approach to Mitigate Voltage Droop Effects in 3D Power Delivery Network”</i></p> |
| <p>Banquet &amp; Banquet Keynote (18:30 – 21:00)</p>  |   |  |  |   |
| <p>Chair: Masahiro Fujita (University of Tokyo, Japan)<br/>         Keynote: Ulf Schneider (Managing Director, Lantiq Asia Pacific Pte/President, SSIA, Singapore) <i>“The Art of Innovation - How Singapore Will Continue to Drive the Progress in Semiconductor Technologies”</i></p> |   |  |  |   |

|                              |   |  |  |  |
|------------------------------|---|--|--|--|
| 08:30                        | <b>3K: Keynote III</b><br>Chair: Naehyuck Chang (Seoul National Univ., Republic of Korea)   |  |  |  |
| 09:30                        | Kaushik Roy (Purdue Univ., U.S.A.) “ <i>Beyond Charge-Based Computing</i> ”   |  |  |  |
| Coffee Break (09:30 – 10:10) |   |  |  |  |
| 10:10                        | <b>7S: Special Session: Brain Like Computing: Modelling, Technology, and Architecture</b><br><br>Chair: Ahmed Hemani (KTH, Sweden)<br><br><b>7S-1:</b> Anders Lansner, Ahmed Hemani, Nasim Farahini (KTH, Sweden) “ <i>Spiking Brain Models: Computation, Memory and Communication Constraints for Custom Hardware Implementation</i> ”<br><br><b>7S-2:</b> Fabien Clermidy, Alexandre Valentian (CEA-LETI, France), Christian Gamrat, Olivier Bichler, Marc Duranton (CEA-LIST, France), Rodolphe Heliot (SCHNEIDER, France), Bilel Blehadj, Olivier Temam (INRIA, France) “ <i>Advanced Technologies for Brain-Inspired Computing</i> ”<br><br><b>7S-3:</b> Kris Carlson, Michael Beyeler, Nikil Dutt, Jeff Krichmar (UC Irvine, U.S.A.) “ <i>GPGPU Accelerated Simulation and Parameter Tuning for Neuromorphic Applications</i> ”<br><br><b>7S-4:</b> Nasim Farahini, Ahmed Hemani, Anders Lansner (KTH, Sweden), Fabian Clermidy (CEA-LETI, France), Christer Svensson (Linköping Univ., Sweden) “ <i>A Scalable Custom Simulation Machine for the Bayesian Confidence Propagation Neural Network Model of the Brain</i> ” | <b>7A: Power and Life Time Issues of Memory Subsystem</b><br><br>Chairs: Muhammad Shafique (Karlsruhe Inst. of Tech., Germany), Wei Zhang (Nanyang Technological Univ.)<br><br><b>7A-1:</b> Jia Zhan, Matt Poremba (Pennsylvania State Univ., U.S.A.), Yi Xu (AMD Research, China), Yuan Xie (The Pennsylvania State Univ. & AMD Research, U.S.A.) “ <i>No<math>\Delta</math>:Leveraging Delta Compression for End-to-End Memory Access in NoC Based Multicores</i> ”<br><br><b>7A-2:</b> Jie Guo, Zhijie Chen (Univ. of Pittsburgh, U.S.A.), Danghui Wang (Northwestern Polytechnical Univ., China), Zili Shao (Hong Kong Polytechnic Univ., Hong Kong), Yiran Chen (Univ. of Pittsburgh, U.S.A.) “ <i>DPA: A Data Pattern Aware Error Prevention Technique for NAND Flash Lifetime Extension</i> ”<br><br><b>7A-3:</b> Venkata Kalyan Tavva, Ravi Kasha, Madhu Mutyam (Indian Inst. of Tech. - Madras, India) “ <i>Scattered Refresh: An Alternative Refresh Mechanism to Reduce Refresh Cycle Time</i> ”<br><br><b>7A-4:</b> Chih-Yen Lai, Gung-Yu Pan, Hsien-Kai Kuo, Jing-Yang Jou (National Chiao Tung Univ., Taiwan) “ <i>A Read-Write Aware DRAM Scheduling for Power Reduction in Multi-Core Systems</i> ”<br><br><b>7A-5:</b> Jianxing Wang, Yenni Tim, Weng-Fai Wong, Zhong-Liang Ong (National Univ. of Singapore, Singapore), Zhenyu Sun, Hai (Helen) Li (Univ. of Pittsburgh, U.S.A.) “ <i>A Coherent Hybrid SRAM and STT-RAM L1 Cache Architecture for Shared Memory Multicores</i> ” | <b>7B: Advances in High-Level and Logic Synthesis</b><br><br>Chairs: Yuko Hara-Azumi (NAIST, Japan), Robert Wille (Univ. of Bremen, Germany)<br><br><b>7B-1:</b> Benjamin Carrion Schafer (Hong Kong Polytechnic Univ., Hong Kong) “ <i>Allocation of FPGA DSP-Macros in Multi-Process High-Level Synthesis Systems</i> ”<br><br><b>7B-2:</b> Preeti Ranjan Panda, Namita Sharma (Indian Inst. of Tech. Delhi, India), Arun Kumar Pilania, Gummidipudi Krishnaiah, Sreenivas Subramoney, Ashok Jagannathan (Intel Technology India Pvt., India) “ <i>Array Scalarization in High Level Synthesis</i> ”<br><br><b>7B-3:</b> Luca Amaru, Pierre-Emmanuel Gaillardon (EPFL-LSI, Switzerland), Andreas Burg (EPFL-TCL, Switzerland), Giovanni De Micheli (EPFL-LSI, Switzerland) “ <i>Data Compression via Logic Synthesis</i> ”<br><br><b>7B-4:</b> Nan Li, Elena Dubrova (Royal Inst. of Tech., Sweden) “ <i>Synthesis of Power- and Area-Efficient Binary Machines for Incompletely Specified Sequences</i> ”<br><br><b>7B-5:</b> Min Li, Azadeh Davoodi (Univ. of Wisconsin - Madison, U.S.A.) “ <i>Multi-Mode Trace Signal Selection for Post-Silicon Debug</i> ” | <b>7C: Advanced Test Solutions</b><br><br>Chairs: Jiun-Lang Huang (National Taiwan Univ., Taiwan), Mango Chia-Tso Chao (National Chiao Tung Univ.,Taiwan)<br><br><b>7C-1:</b> Peter Waszecki, Matthias Kauer, Martin Lukasiewicz (TUM CREATE, Singapore), Samarjit Chakraborty (TU Munich, Germany) “ <i>Implicit Intermittent Fault Detection in Distributed Systems</i> ”<br><br><b>7C-2:</b> Georgios Zervakis, Nikolaos Eftaxiopoulos, Kostas Tsoumanis, Nicholas Axelos, Kiamal Pekmestzi (National Technical Univ. of Athens (NTUA), Greece) “ <i>A Segmentation-Based BISR Scheme</i> ”<br><br><b>7C-3:</b> Fu-Wei Chen, Hui-Ling Ting, TingTing Hwang (National Tsing Hua Univ., Taiwan) “ <i>Fault-Tolerant TSV by Using Scan-Chain Test TSV</i> ”<br><br><b>7C-4:</b> Jerry C. Y. Ku, Ryan H.-M. Huang, Louis Y. -Z. Lin, Charles H.-P. Wen (National Chiao Tung Univ., Taiwan) “ <i>Suppressing Test Inflation in Shared-Memory Parallel Automatic Test Pattern Generation</i> ”<br><br><b>7C-5:</b> Tsutomu Ishida, Izumi Nitta (Fujitsu Labs., Japan), Koji Banno (Fujitsu Semiconductor, Japan), Yuzi Kanazawa (Fujitsu Labs., Japan) “ <i>A Volume Diagnosis Method for Identifying Systematic Faults in Lower-Yield Wafer Occurring during Mass Production</i> ” |
| 12:15                        |   |  |  |  |

|                                     |   |  |  |  |
|-------------------------------------|---|--|--|--|
| <p>13:50</p> <p>15:30</p>           | <p><b>8S: Special Session: Design Flow for Integrated Circuits using Magnetic Tunnel Junction Switched by Spin Orbit Torque</b></p> <p>Organizer: Mehdi Tahoori (Karlsruhe Inst. of Tech., Germany)</p> <p><b>8S-1:</b> Wang Kang, Weisheng Zhao, Zhaohao Wang, Jacques-Olivier Klein, Yue Zhang, Djaafar Chabi (IEF, Univ. Paris Sud, France), Youguang Zhang (Univ. Beihang, China), Dafiné Ravelosona, Claude Chappert (IEF, Univ. Paris Sud, France) “<i>An Overview of Spin-based Integrated Circuits</i>”</p> <p><b>8S-2:</b> Shunsuke Fukami, Hideo Sato, Michihiko Yamanouchi, Shoji Ikeda, Fumihiko Matsukura, Hideo Ohno (Tohoku Univ., Japan) “<i>Advances in spintronics devices for microelectronics - from spin-transfer torque to spin-orbit torque</i>”</p> <p><b>8S-3:</b> Gregory Di Pendina, Kotb Jabeur, Guillaume Prenat (SPINTEC - CNRS, CEA/DSM/INAC, France) “<i>Hybrid CMOS/Magnetic Process Design Kit and SOT-based Non-volatile Standard Cell Architectures</i>”</p> <p><b>8S-4:</b> Rajendra Bishnoi, Mojtaba Ebrahimi, Fabian Oboril, Mehdi Tahoori (Karlsruhe Inst. of Tech., Germany) “<i>Architectural Aspects in Design and Analysis of SOT-based Memories</i>”</p> | <p><b>8A: Analysis, Optimization, and Scheduling for Multiprocessor Platforms</b></p> <p>Chairs: Sebastian Steinhorst (TUM CREATE, Singapore), Akash Kumar (National Univ. of Singapore)</p> <p><b>8A-1:</b> Hardik Shah, Kai Huang, Alois Knoll (Technical Univ. Munich, Germany) “<i>Timing Anomalies in Multi-Core Architectures due to the Interference on the Shared Resources</i>”</p> <p><b>8A-2:</b> Karim Kanoun, David Atienza (École Polytechnique Fédérale de Lausanne, Switzerland), Nicholas Mastronarde (State Univ. of New York at Buffalo, U.S.A.), Mihaela van der Schaar (Univ. of California, Los Angeles (UCLA), U.S.A.) “<i>A Unified Online Directed Acyclic Graph Flow Manager for Multicore Schedulers</i>”</p> <p><b>8A-3:</b> Song Jin (North China Electric Power Univ., China), Yinhe Han (Chinese Academy of Sciences, China), Songwei Pei (Beijing Univ. of Chemical Tech., China) “<i>Variation-Aware Statistical Energy Optimization on Voltage-Frequency Island Based MPSoCs under Performance Yield Constraints</i>”</p> <p><b>8A-4:</b> Paula Aguilera, Katherine Morrow, Nam Sung Kim (Univ. of Wisconsin - Madison, U.S.A.) “<i>QoS-Aware Dynamic Resource Allocation for Spatial-Multitasking GPUs</i>”</p> | <p><b>8B: Advances in Formal Verification and Debugging</b></p> <p>Chairs: Charles H.-P. Wen (National Chiao Tung Univ., Taiwan), Vishvender Singh (Infineon Technologies Asia-Pacific, Singapore)</p> <p><b>8B-1:</b> Brian Keng (Univ. of Toronto, Canada), Evean Qin (Vennsa Technologies, Canada), Andreas Veneris, Bao Le (Univ. of Toronto, Canada) “<i>Automated Debugging of Missing Assumptions</i>”</p> <p><b>8B-2:</b> Tobias Welp (UC Berkeley, U.S.A.), Andreas Kuehlmann (Coverity, U.S.A.) “<i>Property Directed Reachability for QF_BV with Mixed Type Atomic Reasoning Units</i>”</p> <p><b>8B-3:</b> Chien-Yu Lai, Cheng-Yin Wu, Chung-Yan (Ric) Huang (National Taiwan Univ., Taiwan) “<i>Adaptive Interpolation-Based Model Checking</i>”</p> <p><b>8B-4:</b> Miroslav Velev, Ping Gao (Aries Design Automation, U.S.A.) “<i>Efficient Parallel GPU Algorithms for BDD Manipulation</i>”</p> | <p><b>8C: Advances in CAD Techniques for Signal Integrity</b></p> <p>Chairs: Rung-Bin Lin (Yuan Ze Univ., Taiwan), Sheldon Tan (Univ. of California, Riverside, U.S.A.)</p> <p><b>8C-1:</b> Chao Zhang, Wenjian Yu (Tsinghua Univ., China) “<i>Efficient Techniques for the Capacitance Extraction of Chip-Scale VLSI Interconnects Using Floating Random Walk Algorithm</i>”</p> <p><b>8C-2:</b> Qiaosha Zou, Dimin Niu, Yan Cao, Yuan Xie (Pennsylvania State Univ., U.S.A.) “<i>3DLAT: TSV-Based 3D ICs Crosstalk Minimization Utilizing Less Adjacent Transition Code</i>”</p> <p><b>8C-3:</b> Moning Zhang, Zuochang Ye (Tsinghua Univ., China) “<i>Tackling Close-to-Band Passivity Violations in Passive Macro-Modeling</i>”</p> <p><b>8C-4:</b> Takahiro Takasaki, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ., Japan) “<i>HIE-Block Latency Insertion Method for Fast Transient Simulation of Nonuniform Multiconductor Transmission Lines</i>”</p> |
| <p>Coffee Break (15:30 – 15:50)</p> |   |  |  |  |

Thursday, January 23, 2014

|       |  |   |  |   |
|-------|--|---|--|---|
| 15:50 | <b>9S: Special Session: The Role of Photons in Harming or Increasing Security</b>  | <b>9A: System-Level Verification</b>  | <b>9B: Modeling and Evaluator for Emerging Technologies</b>  | <b>9C: Design and Simulation Toward Power and Temperature Awareness</b>   |
|       | <p>Organizers: Francesco Regazzoni (Univ. of Lugano, Switzerland), Edorardo Charbon (Delft Univ. of Tech., Netherlands)</p>  | <p>Chair: Xiaowei Li (Inst. of Computing Tech., CAS, China)</p>   | <p>Chairs: Guangyu Sun (Peking Univ., China), Wei Zhang (HKUST)</p>  | <p>Chair: Masanori Hashimoto (Osaka Univ., Japan), Yukihiro Kohira (Univ. of Aizu, Japan)</p>   |
|       | <p><b>9S-1:</b> Juliane Krämer (Univ. Berlin), Michael Kasper (Fraunhofer Institute for Secure Information Technology, Germany), Jean-Pierre Seifert (Univ. Berlin) “<i>The Role of Photons in Cryptanalysis</i>”</p>  | <p><b>9A-1:</b> Andreas Burger, Alexander Viehl, Andreas Braun (FZI Research Center for Information Technology, Germany), Finn Haedicke, Daniel Große (Solvec, Germany), Oliver Bringmann, Wolfgang Rosenstiel (Univ. of Tübingen, Germany) “<i>Constraint-Based Platform Variants Specification for Early System Verification</i>”</p> | <p><b>9B-1:</b> Shaodi Wang, Andrew Pan, Chi On Chui, Puneet Gupta (Univ. of California, Los Angeles, U.S.A.) “<i>PROCEED: A Pareto Optimization-Based Circuit-Level Evaluator for Emerging Devices</i>”</p>   | <p><b>9C-1:</b> Kimiyoshi Usami, Masaru Kudo, Kensaku Matsunaga, Tsubasa Kosaka, Yoshihiro Tsurui (Shibaura Inst. of Tech., Japan), Wei Han Wang, Hideharu Amano (Keio Univ., Japan), Hiroaki Kobayashi, Ryuichi Sakamoto, Mitaro Namiki (Tokyo Univ. of Agri. and Tech., Japan), Masaaki Kondo (Univ. of Electro-Communications, Japan), Hiroshi Nakamura (Univ. of Tokyo, Japan) “<i>Design and Control Methodology for Fine Grain Power Gating Based on Energy Characterization and Code Profiling of Microprocessors</i>”</p> |
|       | <p><b>9S-2:</b> Samuel Burri (EPFL, Switzerland), Damien Stucki (ID Quantique, Switzerland), Yuki Maruyama (Delft Univ. of Tech., Netherlands), Claudio Bruschini (EPFL, Switzerland), Edoardo Charbon (Delft Univ. of Tech., Netherlands), Francesco Regazzoni (ALaRI - USI, Switzerland) “<i>SPADs for Quantum Random Number Generators and Beyond</i>”</p>  | <p><b>9A-2:</b> Alexander Wolfgang Rath, Volkan Esen, Wolfgang Ecker (Infineon Technologies AG, Germany) “<i>A Transaction-Oriented UVM-Based Library for Verification of Analog Behavior</i>”</p>  | <p><b>9B-2:</b> Cong Xu, Dimin Niu (Pennsylvania State Univ., U.S.A.), Shimeng Yu (Arizona State Univ., U.S.A.), Yuan Xie (Pennsylvania State Univ., U.S.A.) “<i>Modeling and Design Analysis of 3D Vertical Resistive Memory - A Low Cost Cross-Point Architecture</i>”</p>               | <p><b>9C-2:</b> Yuan Liang, Wenjian Yu (Tsinghua Univ., China), Haifeng Qian (IBM, U.S.A.) “<i>A Hybrid Random Walk Algorithm for 3-D Thermal Analysis of Integrated Circuits</i>”</p>  |
|       | <p><b>9S-3:</b> Mirko Lobino (Griffith Univ. and Univ. of Bristol, Australia), Anthony Laing (Univ. of Bristol, U.K.), Pei Zhang (Univ. of Bristol and Jiaotong Univ., U.K.), Kanin Aungkunsiri, Enrique Martin-Lopez (Univ. of Bristol, U.K.), Joachim Wabnig (Nokia Research Centre, U.K.), Richard W. Nock, Jack Munns, Damien Bonneau, Pisu Jiang (Univ. of Bristol, U.K.), Hong Wei Li (Nokia Research Centre, U.K.), John G. Rarity (Univ. of Bristol, U.K.), Antti O. Niskanen (Nokia Research Centre, U.K.), Mark G. Thompson, Jeremy L. O'Brien (Univ. of Bristol, U.K.) “<i>Quantum Key Distribution with Integrated Optics</i>”</p> | <p><b>9A-3:</b> Matthias Kauer, Sebastian Steinhorst (TUM CREATE, Singapore), Reinhard Schneider (TU Munich, Germany), Martin Lukasiewicz (TUM CREATE, Singapore), Samarjit Chakraborty (TU Munich, Germany) “<i>Automata-Theoretic Modeling of Fixed-Priority Non-Preemptive Scheduling for Formal Timing Verification</i>”</p>        | <p><b>9B-3:</b> Miao Hu (Univ. of Pittsburgh, U.S.A.), Yu Wang (Tsinghua Univ., China), Qinru Qiu (Syracuse Univ., U.S.A.), Yiran Chen, Hai Li (Univ. of Pittsburgh, U.S.A.) “<i>The Stochastic Modeling of TiO<sub>2</sub> Memristor and Its Usage in Neuromorphic System Design</i>”</p> | <p><b>9C-3:</b> Smruti R. Sarangi, Gayathri Ananthanarayanan, M Balakrishnan (IIT Delhi, India) “<i>LightSim : A Leakage Aware Ultrafast Temperature Simulator</i>”</p>   |
| 17:30 |  |   | <p><b>9B-4:</b> Umamaheswara Rao Tida (Missouri Univ. of Science and Tech., U.S.A.), Cheng Zhuo (Intel research, U.S.A.), Yiyu Shi (Missouri Univ. of Science and Tech., U.S.A.) “<i>Through-Silicon-Via Inductor: Is It Real or Just A Fantasy?</i>”</p>                                  | <p><b>9C-4:</b> Wei Zhao, Yici Cai, Jianlei Yang (Tsinghua Univ., China) “<i>Fast Vectorless Power Grid Verification Using Maximum Voltage Drop Location Estimation</i>”</p>  |

For more information about the Technical Program, please visit

<http://www.aspdac.com/> or  
<http://www2.infonets.hiroshima-u.ac.jp/aspdac/program/>

## Registration

Conference pre-registration through Web is strongly advised. Please visit the Online Registration page:

<http://www.aspdac.com/>

If web-based registration is not convenient, pre-registration is possible by filling in and returning the enclosed registration form together with the appropriate fee to the conference secretariat. Registration will be confirmed only upon receipt of the registration fee.

### FEES

| Category          | By Nov. 15, 2013<br>23:59 SIN time | From Nov. 16, 2013<br>To Jan. 19, 2014 | Onsite  |
|-------------------|------------------------------------|--|---------|
| [Conference]      |                                    |  |         |
| *Member           | S\$750                             | S\$850                                 | S\$900  |
| Non-member        | S\$850                             | S\$950                                 | S\$1000 |
| Full-time Student | S\$450                             | S\$550                                 | S\$600  |

\* **Member of IEEE, ACM SIGDA**

| Category          | By Nov. 15, 2013<br>23:59 SIN time | From Nov. 16, 2013<br>To Jan. 19, 2014 | Onsite |
|-------------------|------------------------------------|--|--------|
| [Tutorial]        |                                    |  |        |
| *Member           | S\$280                             | S\$350                                 | S\$350 |
| Non-member        | S\$330                             | S\$400                                 | S\$400 |
| Full-time Student | S\$180                             | S\$250                                 | S\$250 |
| ** Student Group  | S\$150                             | S\$200                                 | N.A.   |

\* **Member of IEEE, ACM SIGDA**

\*\* “Student Group” discount is applied to a group of four or more students from the same affiliation (faculty or graduate school). A list of the group members must be submitted. Please check the details in the following registration form.

The conference fee includes:

- Admission to all sessions including keynote speeches except tutorials
- Banquet (excluding Full-time Students)
- One refreshment per break
- A conference kit (a final program and a set of conference proceedings)

The tutorial fee includes:

- Admission to tutorials
- Access to electronic files of tutorial presentations
- One refreshment per break

### PAYMENT

All registration fees must be paid in Singapore dollar (S\$) by bank remittance or credit card. Please note that personal checks and bank drafts will not be accepted.

### BANK REMITTANCE

Please remit the appropriate amount to the following bank account.

Bank Name: OCBC Bank  
(Oversea-Chinese Banking Corporation Bank)  
Account Name: IEEE ASP-DAC 2014  
Account No.: 514-771914-001

### CREDIT CARD

The following credit cards will be accepted:

VISA, MasterCard

### CANCELLATION AND REFUND

When written notification of cancellation is received by the conference secretariat by December 19, 2013, 20% of paid costs will be deducted from the fees paid to cover administrative costs. No refunds will be made for cancellation requests received after this date. Speakers are not allowed to cancel registrations.

### ON-SITE REGISTRATION HOURS (Suntec, Singapore)

|           |             |              |
|-----------|-------------|--------------|
| Monday    | January 20: | 8:00 – 16:00 |
| Tuesday   | January 21  | 8:00 – 16:00 |
| Wednesday | January 22  | 8:00 – 16:00 |
| Thursday  | January 23  | 8:00 – 16:00 |

**Advance Registration Deadline: Nov. 15th, 2013**

ASP-DAC 2014 Secretariat  
A'Tenga C. E.  
2 Kallang Pudding Road,  
#09-04 Mactech Industrial Building,  
Singapore 349307  
Email: [aspdac2014-sec@mls.aspdac.com](mailto:aspdac2014-sec@mls.aspdac.com)  
Phone: +65-6746-4301  
Fax: +65-6744-9342

**ASP-DAC 2014 Registration Form**Registrant: ☐ Prof. ☐ Dr. ☐ Mr. ☐ Ms.

Family name: \_\_\_\_\_ First Name: \_\_\_\_\_

Other Name: \_\_\_\_\_

Affiliation: \_\_\_\_\_

Dept./Div.: \_\_\_\_\_

Mailing address: \_\_\_\_\_ City: \_\_\_\_\_

State: \_\_\_\_\_ Zip: \_\_\_\_\_ Country: \_\_\_\_\_

Phone: \_\_\_\_\_ Fax: \_\_\_\_\_

Email: \_\_\_\_\_

Membership: ☐ ACM SIGDA ☐ IEEE ☐ Student ☐ Non-member

Member code: \_\_\_\_\_

**Tutorial:**

ASP-DAC has changed the format for the tutorials. Instead of full-day, in-depth tutorials, participants can choose two 3-hour tutorials – one in the morning session and one in the afternoon. For each session, four options are available – two in the physical-design domain and two in the system-design domain.

☐ **Tutorial** ☐ **No Tutorial**

“Student Group” discount is applied to a group of four or more students from the same affiliation (faculty or graduate school). One person should be chosen as a leader of the group. Please identify if you are the leader of the group or a member in the below.

☐ **Leader** ☐ **Member**

If you are the leader for your group (checked leader in Student Group), ASP-DAC 2014 Secretariat will ask you to submit a member list to confirm your members’ registration later. After you receive an excel format file for the member list, please fill it out and send it back to [aspdac2014-sec@mls.aspdac.com](mailto:aspdac2014-sec@mls.aspdac.com).

**Registration Fee & Payment Method**

| Category            | By Nov. 15, 2013<br>23:59 SIN time | From Nov. 16, 2013<br>To Jan. 19, 2014 | Total    |
|---------------------|------------------------------------|--|----------|
| <b>[Conference]</b> |                                    |  |          |
| Member              | S\$750                             | S\$850                                 | S\$_____ |
| Non-member          | S\$850                             | S\$950                                 | S\$_____ |
| Full-time Student   | S\$450                             | S\$550                                 | S\$_____ |
| <b>[Tutorial]</b>   |                                    |  |          |
| Member              | S\$280                             | S\$350                                 | S\$_____ |
| Non-member          | S\$330                             | S\$400                                 | S\$_____ |
| Full-time Student   | S\$180                             | S\$250                                 | S\$_____ |
| Student Group       | S\$150                             | S\$200                                 | S\$_____ |
|                     |                                    | Grand Total                            | S\$_____ |

☐ **BANK TRANSFER**

I remitted or will remit a grand total of S\$\_\_\_\_\_ on \_\_\_\_\_ (date/moth/year) through my bank named \_\_\_\_\_ to the following account:

Bank Name: OCBC Bank  
(Oversea-Chinese Banking Corporation Bank)  
Account Name: IEEE ASP-DAC 2014  
Account No.: 514-771914-001

☐ **CREDIT CARD:**☐ VISA ☐ MasterCard

Amount to be paid: S\$\_\_\_\_\_

Card No.: \_\_\_\_\_ - \_\_\_\_\_ - \_\_\_\_\_ - \_\_\_\_\_

Exp. Date: \_\_\_\_\_ / \_\_\_\_\_ (month/year)

Cardholder's name: \_\_\_\_\_

Authorized Signature: \_\_\_\_\_

Date: \_\_\_\_\_ Signature: \_\_\_\_\_

### Invoices and Receipts

Invoice Required? ☐ Yes ☐ No

If you replied “Yes”, and you would like the invoice to be sent to a different address from that of your registration, please input the address below.

Invoice to

(name): \_\_\_\_\_

Address: \_\_\_\_\_

Receipt Required? ☐ Yes ☐ No

If you replied “Yes”, and you would like the receipt to be sent to a different address from that of your registration, please input the address below.

Receipt to (name): \_\_\_\_\_

Address: \_\_\_\_\_

Note:

1. All payments must be in Singapore dollar (S\$).
2. Bank drafts and personal checks will not be accepted.
3. If paying by credit card, please visit the Online Registration page (<http://www.aspdac.com/>) or send this form by post mail.
4. The remitter’s name should be the same as the registrant’s name.
5. If paying by bank transfer using your company’s name, please advise us of the ID#, registrant’s name, and transfer date (the day you transfer the fees) by e-mail to [aspdac2014-sec@mls.aspdac.com](mailto:aspdac2014-sec@mls.aspdac.com). If you don’t advise us above information within a week after you transfer the fee, we can’t confirm your payment.
6. Handling fees and other bank transfer fees are to be borne by the registrant.
7. If payment of the registration fee is unremitted, or the credit card charge cannot be authorized, please go to the accounting desk.
8. If registered contents are changed or added, please notify the ASP-DAC 2014 Secretariat by e-mail at [aspdac2014-sec@mls.aspdac.com](mailto:aspdac2014-sec@mls.aspdac.com). (Please be sure to specify your ID#.)
9. Cancellation and Refund.  
When you cancel this registration by December 19, 2013, regardless of reason, in refund, 20% of paid costs will be deducted from the fees paid to cover administrative cost. No refund will be made for cancellation request received after this date.
10. Speakers are not allowed to cancel registrations.

### Attendee Survey

1. Which category best describes your work? (choose one only)

- ☐ System or LSI Design
- ☐ Research and Development of EDA Tools
- ☐ Design Methodology
- ☐ Marketing/Sales
- ☐ Management
- ☐ Research/Education in an Academic Institution
- ☐ Student
- ☐ Other

2. Which area do you primarily work in? (pick all that apply)

- ☐ System Level ☐ Logic/Behavioral Level ☐ Circuit Level
- ☐ Layout Level ☐ Process Technology Level
- ☐ Design ☐ Design Methodology/Tool environment
- ☐ Synthesis/Optimization ☐ Verification
- ☐ Test
- ☐ Embedded System ☐ Low Power
- ☐ Timing and Signal Integrity ☐ Power Supply and Heat
- ☐ Analog, RF, Mixed Signal ☐ System-level Integration, SIP
- ☐ Other

3. What is your primary motivation/interest for attending ASP-DAC? (pick all that apply)

- ☐ I am a speaker at the conference
- ☐ I want to learn about EDA in general
- ☐ I want to learn more about the basics of EDA
- ☐ I want to learn more about advances in theory
- ☐ I want to learn more about practical application of EDA
- ☐ I have interest in Keynote speakers
- ☐ I have interest in specific technical presentation(s)
- ☐ I have interest in Special Sessions
- ☐ I have interest in the technical program as a whole
- ☐ I have interest in networking and social interaction opportunities
- ☐ Other

4. How did you learn about ASP-DAC? (choose the two most significant factors)

- ☐ ASP-DAC Website
- ☐ E-mail
- ☐ Previous Attendance
- ☐ Colleague/Advisor
- ☐ I have paper presentation at the conference
- ☐ Other



## Information

### Proceedings:

ASP-DAC 2014 will be producing a set of the ASP-DAC 2014 Proceedings. Conference registration in any of the categories will include it. Additional Proceedings will be available for purchase at the Conference. Price is as follows:

**Additional ASP-DAC 2014 Proceedings : S\$30**

### Banquet:

Conference registrants are invited to attend a banquet to be held on January 22, 2014. The banquet will be held from 18:30 to 21:00 at Flower Field Hall, Gardens by the Bay. Regular Member and Non-member Conference registrants receive a ticket to the banquet when they register at the conference. Full-time students and Tutorial-only registrants wishing to attend the banquet will be required to pay **S\$150 for a ticket** when they register on site.

### Visa Application:

Most foreigners coming over to Singapore do not require a visa for entry. Please consult your local consular office for the latest travel information. The list of countries whose nationals require a visa to enter Singapore may be found in <http://www.ica.gov.sg>. Notice that the ASP-DAC 2014 Organizing Committee issues invitation letters and supports visa applications only for presenters of the conference papers. All the other attendees have to apply for a visa through their travel agents or by themselves. For requesting invitation letters, please contact Conference Secretariat ([aspdac2014-sec@mls.aspdac.com](mailto:aspdac2014-sec@mls.aspdac.com)).

### Insurance:

The organizer will not accept responsibility for accidents which might occur. Delegates are encouraged to obtain travel insurance (medical, personal accident, and luggage) in their home country prior to departure.

### Climate:

Singapore has a tropical climate. Temperature ranges from a low of 24°C to a high of around 31°C every day, and relative humidity is high.

### Currency Exchange:

Singapore dollar (S\$) is accepted at stores and restaurants. You can exchange your currency for S\$ at foreign exchange banks and authorized money exchange offices.

### Electricity:

The electrical power supply is 230V at 50Hz. Three pin-sockets are the norm.

### Shopping:

The business hours of most department stores are from 10:00 to 22:00. Department stores and most tourist attraction places are open 7 days a week.

### Sightseeing:

You may browse the following website:

<http://www.yoursingapore.com/content/traveller/en/experience.html>

### SENTOSA

Sentosa is a popular island resort in Singapore. Attractions include a 3.2km stretch of sandy white shores for different watersports, Imbiah Lookout – a cluster of attractions for adventure-seekers & nature lovers, Siloso Point – a home to many edutainment attractions, and the Resorts World Sentosa, featuring the theme park Universal Studios Singapore. For more information about Sentosa, please visit <http://www.sentosa.com.sg/en/>.

### MARINA BAY

Marina Bay is a place for people for all walks of life to explore, exchange and entertain. Attractions nearby include an integrated resort – Marina Bay Sands, ArtScience Museum, Esplanade, Singapore Flyers, Gardens by the Bay, Merlion Park, etc. For more information about Marina Bay, please visit <http://www.marina-bay.sg/attractions.html>.

### CHINA TOWN

China Town is an ethnic neighborhood featuring distinctly Chinese cultural elements. China Town is now an extremely vibrant place for shopping, walking around, sightseeing and eating. Be enjoyed in the China Town, with its stunning lights-up, night markets, decorations and various celebrations (especially before and after Chinese New Year). For visitors' information, the Chinese New Year 2014 will be on January 31, 2014.

### ORCHARD ROAD

As a shopper's haven, Orchard Road is a swanky one-way boulevard flanked by distinctive and iconic shopping malls, restaurants and hotels. The shopping belt offers retail, dining and entertainment options to please any taste or budget - from opulent brands to high street fashion, and exclusive restaurants to fast food joints.

### SINGAPORE ZOO, NIGHT SAFARI, RIVER SAFARI, JURONG BIRD PARK

Singapore has several wildlife reserve attractions. These attractions are evolving from being "viewing" parks to "learning" parks, providing an experiential learning experience for visitors who will learn more about animals, birds, plants and the environment through sight/sounds, and to gain awareness on the need for conservation of wildlife. For more information, please visit <http://www.wrs.com.sg/>.

### Other Information:

SINGAPORE CHANGI AIRPORT

<http://www.changiairport.com/>

SUNTEC INTERNATIONAL CONVENTION & EXHIBITION CENTRE

<http://www.suntecsingapore.com>

SINGAPORE TRANSPORTATION INFORMATION

<http://www.smrt.com.sg/Home.aspx>



## Accommodations

### HOTEL RESERVATION

All conference participants can book the hotel accommodation directly with the Hotel. Guest rooms are subjected to rooms' availability at the time of reservation. Please book earlier, preferably by **December 20, 2013**.

### Hotels

| No | Hotel Information   |
|----|---|
| 1  | <p><b>Marina Mandarin, Singapore</b> (Tel: +65-6845-1188)<br/> Address: 6 Raffles Boulevard, Marina Square, Singapore 039594.<br/> Website: <a href="http://www.meritushotels.com/">http://www.meritushotels.com/</a></p> <p>Conference Room Rate (19 – 24 Jan. 2014)<sup>#</sup>:</p> <ul style="list-style-type: none"> <li>▪ SGD \$295++* per room per night</li> <li>▪ Inclusive of one daily breakfast and complimentary internet access</li> </ul> <p>Book your Guest Room @:<br/> <a href="https://gc.synxis.com/rez.aspx?Hotel=23538&amp;chain=9102&amp;promo=ASP-DAC">https://gc.synxis.com/rez.aspx?Hotel=23538&amp;chain=9102&amp;promo=ASP-DAC</a><br/> Getting to Suntec: 3-5 minutes walking distance</p>   |
| 2  | <p><b>Conrad Centennial Singapore</b> (Tel: +65-6334-8888)<br/> Address: 2 Temasek Boulevard, Singapore 038982.<br/> Website: <a href="http://conradhotels3.hilton.com">http://conradhotels3.hilton.com</a></p> <p>Conference Room Rate (19 – 24 Jan. 2014)<sup>#</sup>:</p> <ul style="list-style-type: none"> <li>▪ Classic Room – S\$320++*/S\$350++* (Single/Double) per room per night</li> <li>▪ Business Room – S\$360++*/S\$390++* (Single/Double) per room per night</li> <li>▪ Inclusive of one daily breakfast and room internet for 01 IP address</li> </ul> <p>Book your Guest Room:<br/> Visit <a href="http://www.ece.nus.edu.sg/stfpage/elehy/aspdac2014/hotel/index.html">http://www.ece.nus.edu.sg/stfpage/elehy/aspdac2014/hotel/index.html</a> to download the Hotel Reservation Form, and complete and scan/email the Form to <a href="mailto:SINCICI.RES@conradhotels.com">SINCICI.RES@conradhotels.com</a>.<br/> Getting to Suntec: 3-5 minutes walking distance</p> |
| 3  | <p><b>Hotel Grand Pacific</b> (Tel: +65-6336-0811)<br/> Address: 101 Victoria Street, Singapore 188018.<br/> Website: <a href="http://www.hotelgrandpacific.com.sg">http://www.hotelgrandpacific.com.sg</a></p> <p>Conference Room Rate (19 – 24 Jan. 2014)<sup>#</sup>:</p> <ul style="list-style-type: none"> <li>▪ Premier Room – S\$195++*/S\$210++* (Single/Twin) per room per night</li> <li>▪ Inclusive of one daily breakfast and broadband internet</li> </ul> <p>Book your Guest Room:<br/> Visit <a href="http://www.ece.nus.edu.sg/stfpage/elehy/aspdac2014/hotel/index.html">http://www.ece.nus.edu.sg/stfpage/elehy/aspdac2014/hotel/index.html</a> to download the Hotel Reservation Form, and complete and scan/email the Form to <a href="mailto:irene.sim@hotelgrandpacific.com.sg">irene.sim@hotelgrandpacific.com.sg</a> or fax the Form to +65-6334-0630.<br/> Getting to Suntec: 10 minutes walking distance from Bras Basah MRT<sup>1</sup>.</p>                     |

<sup>#</sup> The conference rate does not apply to the reservation made directly on hotel website

\* Excluding 10% Service Charge and 7% Prevailing Goods & Services Tax


| No | Hotel Information   |
|----|---|
| 4  | <p><b>Hotel Royal @ Queens, Singapore</b> (Tel: +65-6725-9988)<br/> Address: 12 Queen, Singapore 188553.<br/> Website: <a href="http://www.royalqueens.com.sg">http://www.royalqueens.com.sg</a></p> <p>Conference Room Rate (19 – 24 Jan. 2014)<sup>#</sup>:</p> <ul style="list-style-type: none"> <li>▪ Executive Room – S\$190++* (Single/Twin) per room per night</li> <li>▪ Inclusive of one daily breakfast and broadband internet</li> </ul> <p>Book your Guest Room @:<br/> Visit <a href="http://www.ece.nus.edu.sg/stfpage/elehy/aspdac2014/hotel/index.html">http://www.ece.nus.edu.sg/stfpage/elehy/aspdac2014/hotel/index.html</a> to find the online reservation link.<br/> Getting to Suntec: 100 meters from Bras Basah MRT<sup>1</sup>.</p>   |
| 5  | <p><b>Oxford Hotel, Singapore</b> (Tel: +65-6332-2222)<br/> Address: 218 Queen Street, Singapore 188549.<br/> Website: <a href="http://www.oxfordhotel.com.sg/">http://www.oxfordhotel.com.sg/</a></p> <p>Conference Room Rate (19 – 24 Jan. 2014)<sup>#</sup>:</p> <ul style="list-style-type: none"> <li>▪ Premier Room – S\$140++*/S\$150++* (Single/Twin) per room per night</li> <li>▪ Inclusive of one daily breakfast and wireless internet</li> </ul> <p>Book your Guest Room:<br/> Visit <a href="http://www.ece.nus.edu.sg/stfpage/elehy/aspdac2014/hotel/index.html">http://www.ece.nus.edu.sg/stfpage/elehy/aspdac2014/hotel/index.html</a> to download the Hotel Reservation Form, and complete and scan/email the Form to <a href="mailto:sales@oxfordhotel.com.sg">sales@oxfordhotel.com.sg</a>.<br/> Getting to Suntec: Walking distance from Bras Basah<sup>1</sup>/City Hall<sup>2</sup> MRT stations</p> |
| 6  | <p><b>V Hotel Lavender</b> (Tel: +65-6345-2233)<br/> Address: 70 Jellicoe Road, Singapore 208767.<br/> Website: <a href="http://www.vhotel.sg/Lavender/">http://www.vhotel.sg/Lavender/</a></p> <p>Conference Room Rate (19 – 24 Jan. 2014)<sup>#</sup>:</p> <ul style="list-style-type: none"> <li>▪ Superior/Twin Room – S\$138++* per room per night</li> <li>▪ Triple Room – S\$178++* per room per night</li> <li>▪ Daily breakfast @ S\$12++* per pax</li> </ul> <p>Book your Guest Room:<br/> Visit <a href="http://www.ece.nus.edu.sg/stfpage/elehy/aspdac2014/hotel/index.html">http://www.ece.nus.edu.sg/stfpage/elehy/aspdac2014/hotel/index.html</a> to download the Hotel Reservation Form, and complete and scan/email the Form to <a href="mailto:seanchoo@vhotel.sg">seanchoo@vhotel.sg</a>.<br/> Getting to Suntec: 7 minutes walking distance from Lavender MRT<sup>2</sup>.</p>                          |
| 7  | <p><b>Others</b></p> <p>You may also book other hotels through the following websites at your own choice:<br/> <a href="http://www.openroomz.com/">http://www.openroomz.com/</a><br/> <a href="http://www.asiatravel.com/">http://www.asiatravel.com/</a><br/> <a href="http://www.agoda.com.sg/">http://www.agoda.com.sg/</a><br/> <a href="http://www.booking.com/">http://www.booking.com/</a><br/> <a href="http://www.asiarooms.com/en/singapore/singapore.html">http://www.asiarooms.com/en/singapore/singapore.html</a></p>  |

<sup>1</sup> Suntec is just above the Esplanade MRT station which is 1 station away from Bras Basah MRT station.

<sup>2</sup> Suntec is also near the City Hall MRT station which is 2 stations away from Lavender MRT station.

## Access to Suntec, Singapore

### ❖ Traffic information:




### ❖ Estimated cost (from Changi Airport to Suntec):

- By Train/Subway (MRT): ~S\$2
- By Common Taxis: ~S\$18 to ~S\$38 depending on the sub-charges
- By Limousine Taxis: ~S\$55 to ~S\$60
- By Bus (no. 36): ~S\$2
- By Airport Shuttle: ~S\$9

More transportation information at Singapore Changi Airport, please visit <http://www.changiairport.com/getting-around/to-and-from-the-airport>.

### ❖ 2014 ASP-DAC Conference is held at Suntec Convention and Exhibition Center:



Visit our website

<http://www.aspdac.com/>

### ASP-DAC 2014 SECRETARIAT

A'Tenga C. E.  
2 Kallang Pudding Road,  
#09-04 Mactech Industrial Building,  
Singapore 349307  
Email: [aspdac2014-sec@mls.aspdac.com](mailto:aspdac2014-sec@mls.aspdac.com)  
Phone: +65-6746-4301  
Fax: +65-6744-9342